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Abstract. This paper presents utility for the design of
the cross-coupled charge pump, which is used for sup-
plying peripherals with low current consumption on the
chip, as the EEPROM or FLASH memories. The arti-
cle summarizes the knowledge in the field of the theoret-
ical and practical analysis of the cross-coupled charge
pump (design relationships and their connection with
the pump parameters, as the threshold voltage, power
supply voltage, clock signal frequency, etc.) that are ap-
plicated in the design algorithm. Optimal MOSFETs
sizes (W, L) were find based on the construct of the
time response characteristics of the pump sub-block and
finding of the maximal voltage increase in the active in-
terval of the clock signal and minimizing of the pump
losses, as the switch reverse current, inverter cross
current, etc. Synthesis process includes the design of
the pump functional blocks with dominant real proper-
ties, which are described based on BSIM equations for
long channel MOSFET. The pump stage complex model
is applicated for estimation of the number of pump
stages via state-space model description and using of
the interpolation polynomial functions in the algorithm.
It involves the construction of the time response char-
acteristic due to the state variables and prediction of
the number of the pump stages for the next cycle based
on the previous data. Optimization of the pump area is
based on the minimizing of the main capacitor in each
of the pump stages (number of the pump stages must
be increased to obtain the desired output voltage value).
Access is designed to stress the maximum pump voltage
efficiency. The whole procedure is summarized in the
practical example, in which the solution is shown both
in terms of maximal voltage efficiency and the optimal
pump area on a chip with respect to the clock signal
frequency. Added functions of the design environment
are explained, inclusive of the designed pump netlist
generating for professional design environment Mentor
Graphics including the real models of components that
are available in library MGC Design Kit. The proce-
dure gives designer credible results without long time-
consuming optimization process. In addition, the com-
plex model allows the inclusion effects of higher-levels.
Keywords
Cross-coupled charge pump, state-space model,
synthesis.
1. Introduction
Cross-coupled charge pump represents the advanced
concept of two-phase SC circuits that are an alter-
native way to classical DC/DC boost converters, see
Fig. 1. An effective pump area of the chip represents
one of the main advantages of the voltage converters
without inductors. Moreover, the mentioned structure
allows achieving high pump efficiency while the circuit
structure remains relatively simple. On contrary, some
types of the modern charge pump require a multiphase
clock signal so that the strict requirements for the driv-
ing circuit are inevitable. Charge pumps fall into the
category quasi-analogue circuits from the view of the
signal processing. Circuit topology was detailed ana-
lyzed in many publications [1], [2], [3], [4] and [5] and
sizing of its components were recommended to achieve
the maximal voltage gain, static efficiency respectively:
εv =
Vout,av
(N + 1)VDD
, (1)
where Vout,av is the average value of the output voltage
in (V), N is the number of stages and VDD is supply
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Fig. 1: Cross-coupled charge pump diagram implemented with MOS capacitors and parasitic impedances.
voltage in (V). The design environment for the syn-
thesis of the cross-coupled charge pump will be pre-
sented in this paper. The charge pump draft is divided
into two basic steps, as the outcome of the current re-
search on the issue: Design of the pump partial
blocks and application of the state-space model
to determine the number of stages at the input
requirements. Access specification is conceived some-
what nontraditional compared to the known methods
for the SC circuits description [2]. Design of the pump
functional blocks, labelled Xi and XLS in Fig. 1, is
based on the fact that the charge pump has proper-
ties of the analogue circuit during phase of the clock
signal [2] (analogue part of the model) and transi-
tion to the next phase of CLK has discontinuous char-
acter in time (digital part-state model). The pump
stage blocks are modelled by using the BSIM model
equations [6], whose the original form [7] was simpli-
fied for this purpose. Complex model of the pump
stage, which includes both the static and dynamic part
(Ward’s capacitance model) is described via the piece-
wise model [3], [6] and [8] for high-voltage application,
where long channel [6] and [9] and strong inversion re-
gion of the MOSFETs are expected due to the correct
function [2], [4] and [10].
The main part of the article deals with the synthe-
sis process from the design of the functional blocks to
the application of the state-space model for finding the
number of the stages. One of the main reason for its use
is still an unknown relationship between the number of
the pump stages and pump output voltage [1] and [4],
Vout,av = f(N), which would consist properties of the
real structure. The state model was originally used
for estimation of the pump properties [11]. Implemen-
tation of the new version of the state-space model and
some properties of the design environment will be intro-
duced for predicting the number of the pump stages un-
der condition Eq. (1). The synthesis process is demon-
strated in the practical example, where the calculation
is done in two ways, firstly, to achieve the maximal
voltage gain, secondly, minimization of the pump area
on a chip. The achieved results are compared with the
simulation results of the real structure in the profes-
sional simulator. Programme procedure was created in
Maple SW and results were verified in Mentor Graphics
Design Architect-IC v2008.2_16.4.
The main benefit is the charge pump design utility
that allows analogue designers step-by-step synthesis
without long-time simulation and numerical optimiza-
tion process. The internal model is also is universally
applicable in terms of both the parameters (model pa-
rameters, temperature effects, . . . ) and the used MOS-
FET technology, like PSP or EKV [9] and [12].
2. Synthesis Process
The synthesis process use models and description of
the pump circuits presented in [3], [6], [8], [10] and [11].
The charge pump draft is divided into two basic steps,
as the outcome of the current research on the issue:
Design of the partial pump blocks and finding number
of the pump stages at the input requirements.
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Important insights from the block design draft will
be summarized in a nutshell. Each block of the pump
is designed so that the pump losses [2] would be min-
imal. The design is based on the analysis of the ele-
mentary subcircuit in a configuration, that can occur
in the real circuit. Typically, this is a calculation of
the time response characteristic, when the clock sig-
nal changes the logic level, i.e. state description. Siz-
ing of the components (switch and diode MOSFETs
width [3] and [8], main capacitor value [3], . . . ) is set,
so that the result characteristic(s) met the required
criterion. A slightly different approach was applied to
the CMOS inverter design [6] compared to a design for
a digital circuit [9]. The principle of the draft is based
on the shifting inverter switching point to down limit,
where one of the MOSFET is at the cut-off border [6].
As the result, it is recommended to keep the ratio
between NMOS and PMOS sizes (width and length),
R = WnLn ·
Lp
Wp
, where R was determined from the sensi-
tivity analysis [6]. Absolute dimensions are designed
to satisfy the dynamic properties-propagation delay,
which affects the dynamic power dissipation [1]. For
calculation of the time delay tHL and tLH is neces-
sary to estimate the inverter load capacitance value,
labeled CLinv [13] and [14]. Using the pump capaci-
tance model [8], the inverter load capacitance in each
of the pump stages to complete inverter draft is ap-
proximately given by:
CLinv ≈ CDDMp + CDDMn + CGGMs , (2)
where CDDMp is a drain capacitance of theMp transis-
tor, CDDMn is drain capacitance of the Mn transistor
and CGGMs is gate capacitance of the switch transistor
Ms in (F). Because tHL > tLH as the consequence of
the inverter draft [6], thus the fall time is decisive for
PMOS transistor sizing.
The algorithm that finds the number of pump stages
N represents the computationally the most demand-
ing part of the complete procedure, see Fig. 2. It con-
sists of three basic steps: generating of the state equa-
tions for N-stage charge pump model [11], calculation
of the time response characteristics of the pump output
voltage vz(t) at given number of the pump stages Nˆi
and evaluation of the results and estimation of the new
pump stages Nˆi+1. The initial number of the stages is
set based on the input parameter values - output volt-
age and load current, ripple voltage and clock signal
frequency for analysis algorithm via to state-space
model. The following equation comes from the theo-
retical relationship [2], which is modified for the BSIM
model:
Nˆi0 = round · . . .
·
(
RLCfclkαβρ
2C2RLVDDfclk − 2Vout,av (C + Cmont)
)
,
(3)
Input requirements
Extraction of MOS
params for specific
technology process
Design of the pump
functional blocks
Estimation of number
of the pump stages
Creation of the
State-space model
(N+2 state variables)
Calculation of the
static and dynamic
pump properties
Are the results
satisfactory?
No Yes
Processing of the
previous results
List of the design
parameters
+ Total pump area
Generate circuit
NETLIST
for ELDO Spice
Fig. 2: Basic principle of the charge pump synthesis algorithm.
where:
α = (C + Cmont) · . . .
·(K1ox
√
4φs + 2Vrmax − 2K1
√
φs),
(4)
β = C(K2oxVrmax + 2Vout,av − 2VDD + 2VTH0), (5)
ρ = Cmont(K2oxVrmax + 2Vout,av + 2VTH0), (6)
where RL is load resistance in (Ω), C is main ca-
pacitor and Cmont is added strange capacitor value
(see Fig. 1) in (F), fclk is clock signal frequency in
(Hz), VDD is power supply voltage, Vout,av is average
value of the output voltage, Vrmax is ripple of the out-
put voltage and VTH0 is threshold voltage of NMOS
at zero bias voltages in (V), φs is surface potential in
(V) and K1, K1ox, K2ox are body effect coefficients
in (-) [7]. Equation expressing the relationship be-
tween the output voltage and the number of stages
is well- known from SC circuit theory but its form for
the BSIM MOSFET model has not been published yet.
Equation (3) does not provide the correct result in the
vast majority of cases, the reasons of this are explained
in detail in [1], [2], [4] and [5], thus in real N > Nˆi0 .
c© 2019 ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING 287
THEORETICAL AND APPLIED ELECTRICAL ENGINEERING VOLUME: 17 | NUMBER: 3 | 2019 | SEPTEMBER
In the next step, the procedure automatically generate
set of the first order differential equations with initial
conditions [11], which describe the behaviour of the
Ni-pump stage model for each phase (φ, φ¯) of the clock
signal (analogue domain). Philosophy of the analysis
part including an estimation of some static and dy-
namic characteristics is listed in [11]. Initial condi-
tions for the next phase [11] (digital domain) is comple-
mented by other findings. If the nonlinear-capacitors
are used, then its capacitance is jump changed at the
beginning of the next phase. The initial value of the
i-state variable is given by:
v
(k+1)
Ci0
= sgnVDDVDD · . . .
· C
(k+1)
si (v) + Cmont
C
(k+1)
i (v) + C
(k+1)
si (v) + Cmont
+ v
(k)
Ci
|t=k·Tclk/2,
(7)
where C(k+1)(s)i (v) labels instante capacitance value in
(F) at bias voltages, which correspond to the voltage
values at the end of the previous phase and this state
variable value at the time Tclk/2 increased by the clock
voltage level Vφ, Vφ¯ of the actual voltage level:
C
(k+1)
(s)i (v) = . . .
C
(k)
(s)i|v, v(k)ci +max{Vφ,Vφ¯}, for active interval
C
(k)
(s)i|v, v(k)ci +min{Vφ,Vφ¯}, for passive interval
and t = k · Tclk/2, k ∈ {1, 2, ..., n},
(8)
where k expresses the multiple of the half of the clock
signal period and sgnVDD is equal to +1 for passive,
−1 for active interval respectively [11]. When one of
the Md transistors becomes from strong inversion re-
gion to subthreshold region (considering ID = 0 in the
model) during the active interval of CLK while the
switch transistor is OFF, then the end value at kTclk/2
is corrected according to the equation:
v
(k+1)′
Ci0
= v
(k+1)
Ci0
+ |VOFF | , (9)
where VOFF is model parameter (cut-off voltage) in
(V). The same is applied if the bias voltage of the
switch transistor vDS = vGS .
Calculation of the state variables, which also include
output voltage, is similar to the principle of state ma-
chine. The process is ended in the steady state, this is
detected mainly based on icreasing of the voltage gain
in time [10], depending on the shape of the function
of the output voltage and from evaluating of the pre-
vious time response(s) (if they have already been im-
plemented). Providing the output voltage Vzi does not
reach the required level Vout,av, the number of the stage
for next iteration, labelled Nˆi+1, is estimated from La-
grange’s polynomial function and the procedure is re-
peated.
The algorithm checks the state of all the transistors
during computing and reports that correct functional-
ity of the circuit is not guaranteed. This can occur, for
example, if the maximum number of the pump stages is
exceeded (the task has no solution) or the output volt-
age decreases with the number of stages, etc. When
the synthesis process is ended, the list of design pa-
rameters is displayed and the system generates a cir-
cuit netlist with calculated elements values for ELDO
Spice and estimates the pump area on chip according
to the equation:
Spump ≈ 1.3 [N(WnLn +WpLp +WsLs)] + . . .
+1.3 [(N + 2)(WdLd) + (N + 1)WcLc] ,
(10)
where Wc, Lc are MOS capacitor sizes and constant
1.3 becomes from practical design - about 30 % of the
total components area is reserved for routing on the
layout.
3. Experimental Part
The following application of the voltage converter can
be used as a secondary power block which increases
the clock signal amplitude of the main charge pump.
It greatly improves the voltage efficiency of the main
pump that operates at the low supply voltage. Input
requirements are listed in Tab. 1.
Tab. 1: List of the input pump requirements.
Output voltage Vout,av ≥ 3.3 V
Output load current (max.) ILmax ≤ 0.6 µA
Maximal outptut ripple voltage Vrmax ≤ 2 mV
Power supply voltage VDD 0.8 V
Clock signal amplitude Vφ 0.8 V
Clock signal frequency fclk 10 MHz
The topology consists of MOS capacitors, added par-
asitic impedance in the nodes are not considered. The
step involving the pump block design in according to
the hierarchy from Fig. 2 will be skipped. It was shown
in [3], [6] and [8]. Initial value of N in according to
Eq. (3) is set to Ni0 = 3, this corresponds to the
calculated output voltage of 2.44 V in steady state.
In the end, three iterations of N are performed to
achieve a voltage level 3.3 V. Output voltage function
of N is described by the following equation:
Vˆout,av(N) ≈
{
0.15N + 1.99, for 3 ≤ N ≤ 5,
0.56N, for N ≥ 6,
(11)
where N is the integer. An illustration of the pro-
gramme report is listed below.
The estimation of the pump output voltage in ac-
cording to Eq. (11) was also verified in ELDO Spice.
A comparison of the calculated and simulated pump
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Number of N iterations: 3.
Total number N stages: N = 6.
Average value of the pump output voltage: Voutav = 3.4039 V.
Ripple value of the pump output voltage: Vr = 1.8 mV.
Relative error of the output voltage: Er = 3.15 percent.
Rise time of the output voltage: Tr = 7.15 μs.
Fig. 3: Report if the results in Maple software.
output voltage values at each step of the procedure,
when the new value of Nˆ is set by the design algorithm,
is given in Tab. 2. The value of the "STATUS" flag in-
dicates whether the desired output voltage has been
reached. If Vˆout,av ≥ Vout,av,desired, then STATUS
flag is set to "1" and the iteration process is stopped.
The data from Tab. 2 also show that synthesis without
using of the design algorithm does not provide satisfac-
tory results because the pump with N = 3 calculated
from Eq. (4) gives output voltage only 2.44 V . The
number of stages is actually twice of the theoretical
value.
Tab. 2: Comparison of the estimated and simulated output
voltage values with N .
Algorithm ELDO
iter. Nˆ (-) Vˆout,av (V) Vout,av (V) STATUS
1 3 2.44 2.48 0
2 5 2.74 2.76 0
3 6 3.36 3.45 1
Finally, statement of the draft results is shown in
Tab. 3.
Remark 1. Rise time is defined as the time, in
which the time response characteristic intersects 70 %
of the maximum value in the steady state [4], i.e.
vz|t=Tr = 0.7 Vout,av = 2.31 V for this example. The
pump dynamic properties are evaluated especially in the
beginning of the charge transport at t = 0, when the
clock signal is connected to the pump circuit with zero
internal node voltages. When the time output charac-
teristic approaches the steady state, the change of cir-
cumferential quantities (charge currents, voltage gain)
is very small. Pump voltage gain sharply declines over
time, thus the total time required to reach the 100 %
of the steady state value can be much longer than rise
time.
Calculated time response characteristics of the six-
stage charge pump output voltage compared to simu-
lation results in ELDO is shown in Fig. 4.
The static and dynamic properties were analyzed for
various clock signal frequency changes, while the other
pump parameters were retained according to Tab. 3.
The purpose of the analyzes is to verify the validity
if the optimization process. As it follows from Fig. 2,
the pump output voltage (average value) acquires the
required voltage level over a wide frequency range
Tab. 3: Composition of red-emitting SrwFxByOz :Eu2+, Sm2+
phosphor.
Conditions
Temperature ϑ 22 ◦C
Model of MOSFETs Md, Ms, Mn: nmos_hvt
Model of MOSFETs Mp: pmos_hvt
Model of MOSFETs Mc: nmos_nat
MOS corner analysis: Typical
Design parameters
Number of stages N 6
Main capacitor value C 6.5 pF
MOSFETs sizing
Channel length of MD,Ms, Mp, Mn L 1 µm
Width of Md: nmos_ hvt WMd 31.5 µm
Width of Ms: nmos_ hvt WMs 0.6 µm
Width of Mp: pmos_ hvt WMp 1 µm
Width of Mn: nmos_ hvt WMn 11 µm
MOS capacitor sizing - nmos_nat
Channel length Lc 14 µm
Channel width Wc 137 µm
Pump stage area Sstage 1963.1 µm2
Total pump area on layout (est.) Spump 0.018 mm2
Estimation of static and dynamic parameters
Output voltage (avg.) Vˆout,av 3.36 V
Output ripple peak voltage Vˆr 1.8 mV
Rise time 1 Tˆr 7.15 µs
Static voltage efficiency ηˆv 57 %
(V)
t ( s)
Fig. 4: Time response characteristic of the six-stage pump out-
put voltage.
0.1–100 MHz. The relative deviation from the max-
imum voltage value is less than 2 % at frequency
f = 10 MHz, see Fig. 5. Low sensitivity of the output
voltage to the change in capacitance values is therefore
guaranteed. This property is necessary for practical de-
sign in view of the nonlinear character of the MOSFET
capacitors.
The dependence of the pump dynamic properties -
rise time on the clock frequency is shown in Fig. 6. The
time was detected at the voltage level Vfin = 2.31 V
for each of time response characteristic with different
CLK frequency. The relationship Tr ∼ 1fclk is valid
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(V)
(MHz)
Fig. 5: Pump output voltage vs clock signal frequency.
for this example (it cannot be generalized for arbitrary
pump design circuit). Pump propeties for the various
clock frequncy changes are summarized in Tab. 4.
Remark 2. The final required value Vfin was not ex-
ceeded for this frequency.
However, the solution may not (and usually not) be
optimal for another clock signal frequency despite the
fact that the output voltage requirement is fulfilled.
Afterthat, the proposal should be revised, so that the
main design criteria - maximal voltage gain was ful-
filled.
Example 1. The pump draft will be made at the same
conditions, as it is shown in Tab. 1 but clock frequency
fclk = 20 MHz will be considered in order to reduce the
rise time.
Using the synthesis algorithm, the recalculated MOS-
FETs sizing are: L = 1 µm, WMd = 14 µm,
WMs = 3.7 µm. Other components (C, WMp , WMn ,
. . . ) remain unchanged. The new pump has only
4 stages. Simulated selected pump properties with N
iterations are summarized in the following Tab. 5. The
main benefit of the recalculation is higher static efi-
ciency (it was about 57 % before recalculation accord-
ing to Tab. 4 and now it is about 83 % at frequency
f = 20 MHz), while keeping the minimal output volt-
age level 3.3 V.
Production cost minimization is an important part
of the proposal in practice. It means the voltage gain
may not be decisive from an economic point of view.
The charge pump final version is most often designed
to minimize the area on a chip (layout topology, the
circuit parameters). The main capacitor C always rep-
resents the circuit element with the largest area in com-
parison with others elements in the pump stage, as
(MHz)
 ( s)
Fig. 6: Rise time vs clock signal frequency.
Tab. 4: Simulated static and dynamic properties of the six-
stages charge pump with the clock frequency changes.
fclk (MHz) Vout,av (V) Vr (mV) Tr (µs)
0.1 2.15 159 X (Rem. 2)
0.2 2.94 74 381.3
0.5 3.21 32.2 118.1
1 3.28 15.9 57.8
5 3.40 3.6 9.5
10 3.36 1.8 7.1
15 3.38 1.2 5.9
20 3.21 0.9 4.9
25 3.23 0.7 3.9
50 3.04 0.5 2.8
75 3.00 0.4 2.1
Tab. 5: Simulated static and dynamic properties of the charge
pump for fclk = 20 MHz.
N (-) Vout,av (V) Vr (mV) Tr (µs)
3 2.82 1.4 3.00
4 3.52 1.4 3.01
it follows from Tab. 3. Decreasing the main capaci-
tor means that the pump must have more stages to
achieve the same output voltage level. However, in-
creasing of the number of the pump stages does not
always mean that output voltage will grow to the de-
sired value (task does not have a solution in extreme
case). The algorithm in Fig. 7 is designed to find
a relationship between the number of stages and main
capacitor value so that the pump state area is mini-
mal and the pump losses (switch reverse current and
inverter cross current) in each of the pump stages were
at the lower limit. Procedure in Fig. 7 starts from solu-
tion for optimization of the pump voltage gain. Pump
consistsNg number of stages and main capacitors value
Cg. The procedure firstly selects pair Wi and Ci < Cg
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Solution for ηvmax
Ni = Ng, Ci = Cg
Change set {Wdi Ci}
(Ci+1 < Ci)
Wdi+1 Ci+1
Recalculation of the
switch transistor sizing
Wsi+1
Find new N +
calculate the vz(t)
Nmax > Ni+1 > Ni
Vz > Voutav ?
No Yes
Ni+1
Set {Wd, C,Ws, N} =
= {Wdi , Ci,Wsi , Ni}
End
Fig. 7: Algorithm for pump area optimization.
from the solutions set of equations [8]:
vc|t=Tclk/2 = α · vc∞ |Vφ=0, (12)
vz(WMD, C)|t=nTclk/2 ≥ Vout,av +
Vr
2
, (13)
where the meaning of the symbols is explained in [8]
and subsequently recalculates the switch transistor
sizing. After that, the analysis algorithm tries to
find the new number of stages, labelled Ni(> Ng),
according to the procedure in Sec. 2. . If the
solution exists, the new pair {Wdi+1, Ci+1} is selected
and the process is repeated until the output voltage
V¯z is less than Vout,av. The number of stages is
the critical parameter in this case. Considering the
set of the input parameters from Tab. 1, possible
pairs of solution Eq. (13) - transistor width in µm
and main capacitor value in (pF) are: [Wd, C] =
{[1, 0.5], [4.5, 1.5], [10, 2.5], [15.5, 3.5], [21, 4.5], . . . }.
The result in according to algorithm from
Fig. 7 satysfying the conditions V¯z > Vout,av,
N < Nmax = 20 and minimal capacitance value is
{Wsopt,a = 0.5, µm, Wopt,a Copt,a} = {10, 2.5pF} for
N = 14. MOS capacitor sizing is Wc = 72.1 µm and
Lc = 10 µm. Sizing of the other components is the
same, see Tab. 3.
Total charge pump area calculated from Eq. (10) is
0.0145 mm2 is about 20 % less than in the previous
case, see Tab. 3. The pump voltage efficiency is only
about 27 %.
4. Conclusion
The utility for the design of the cross-coupled charge
pump was discussed in this article. Synthesis process,
which is the result of the current research in the field
of two-phase charge pumps, significantly facilitates de-
signer’s work. The algorithm is based on the pump
elementary blocks modelling through the symbolic de-
scription by using the BSIM model description. Sizing
of the pump components is derived from both the static
(CMOS inverter) and state equations (switch transis-
tor, main capacitor sizing, etc.) from and solving of the
state equations, which meet the prerequisites following
from continuous pump character during the phase of
the clock signal. Pump stage model including both the
static and dynamic equations reflects dominant pump
real effects (threshold voltage and body effect, bulk
charge effect, substrate capacitances, . . . ). Subblocks
were designed, so that the pump voltage static effi-
ciency is maximal, see Eq. (1). Complex model is used
for calculating the number of pump stages in the syn-
thesis process through the state-space description, as
it is shown in Fig. 2. The number of stages for comput-
ing cycle is estimated by using the Lagrange’s interpo-
lation polynomial function, initial 1N was calculated
from Eq. (4). The full mentioned process was shown in
the practical example, in which the pump design was
done based on both the maximal static efficiency and
minimal total pump area. If the theoretical Eq. (4) is
used for the the charge pump design without this algo-
rithm, the relative error of the output voltage is about
25 %. On contrary, the procedure provides results with
relative error of the output voltage about 3 %. The va-
lidity of the optimization process and predicted pump
properties were verified by simulations in ELDO, as it
was shown in Fig. 5, Fig. 6 and Tab. 4, Tab. 5. Compar-
ision between the calculated and analysis time response
characteristic shows Fig. 4.
The procedure allows, among other functions, to
generate netlist for ELDO and estimate the total pump
area, see Eq. (10). Description approach is compli-
cated and allows to observe a number of static and
dynamic parameters with acceptable accuracy. On the
other hand, some dynamic properties, as power dissipa-
tion cannot be calculated because of the neglecting of
the transition between phases of CLK and other effects
cited in [4] and [5].
Future work will be focused on creating a graphi-
cal interface for the design utility, pump draft in the
corners, as SS, FF and comparison of the design pa-
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rameters with the results of optimization (numerical)
algorithm.
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